


Fig. 1



* "0 ms" : At Power Off State

Fig. 2




Fig. 3




Fig. 4




Fig. 5




Fig. 6

T-pulse=6.6ms




Fig. 7




Fig. 8






Fig. 9



(A)



(B)

Fig. 10




Fig. 11

ROW-DRV

/DOFF	M	SEL/NON-SEL	V-OUT
H	L	SEL	V5
H	H	SEL	V0
H	L	NON-SEL	V1
H	H	NON-SEL	V4
L	X	X	V0

COL-DRV

/DOFF	M	DATA	V-OUT
H	L	H	V0
H	H	H	V5
H	L	L	V2
H	H	L	V3
L	X	X	V0

Fig. 12





Fig. 13



CP

DATA

LP

FR

M

/DOFF1

/DOFF2

START-FL

DOWN-COUNTER
(Number)

Vamp

STAY

RST-P

WAIT-P

FC-P

ADRS-P

STAY

N-1

0

N-2

N-1

0

C

B+C

A+B+C

0

N-1

Fig. 15




Fig. 16






Fig. 17



F i g. 18



F i g . 1 9

Pulse width and times for establishing a FC state




Fig. 20




Fig. 21




Fig. 22




Fig. 23




Fig. 24




Fig. 25





Fig. 26



F i g. 27




Fig. 28




Fig. 29





Fig. 30



09/822,344-100401

F i g . 3 1



09822344 100401